




UM7B DISCRETE SYSTEM DIAGRAM







[illegible]

Power States

[illegible][illegible]



AL003197000IC OTHER(32P) ICS9LRS3197AKLFT(QFN)
 AL8SP585000IC OTHER(32P) SLG8SP585VTR(QFN)
 AL8SP590000IC OTHER(32P) SLG8SP590VTR(QFN)



PIN	30	CPU_0	CPU_1
0 (default)		133MHz	133MHz
1 (0.7V-1.5V)		100MHz	100MHz

change PN






U16A

DMI

Intel(R) FDI

PCI EXPRESS -- GRAPHICS

IC:AUB_CFD_TPGA,R1P0



Quanta Computer Inc.


PROJECT : UM7 DIS

PROCESSOR 1/4(HOST&PEX)


Size: Document Number: Rev 3A

Date: Wednesday, February 03, 2010 Sheet 4 of 52


AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)




Quanta Computer Inc.
PROJECT : UM7 DIS




Arrandale PROCESSOR (GND)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.0k Ω +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.




Arrandale PROCESSOR(RESERVED, CFG)



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed


INVRMEN - Integrated SUS 1.1V VRM Enable
High - Enable Internal VRs

IBEX PEAK-M (HDA,JTAG,SATA)



UMA CRT,LVDS&HDMI signals


IBEX PEAK-M (LVDS,DDI)




iTPM ENABLE/DISABLE

TPM Function	
Enable	Mount
Disable	NC (Default)

For AUDIO




RTC 1mA



PCH_JTAG TCK_BUF




Note : Only pop when PCH is production stage & need "JTAG boundary Scan". Remember to depop XDP side Res.




Quanta Computer Inc.
PROJECT : UM7 DIS

Size	Document Number	Rev
	PCH 1/5 (SATA,HDA,LPC)	3A
Date:	Wednesday, February 03, 2010	Sheet 8 of 52

IBEX PEAK-M (GND)



IBEX PEAK-M (PCI-E,SMBUS,CLK)




Quanta Computer Inc.

PROJECT : UM7 DIS

Size	Document Number	Rev
	PCH 2/5 (PCI-E, SMBUS, CK)	3A
Date:	Wednesday, February 03, 2010	Sheet 9 of 52

IBEX PEAK-M (PCI,USB,NVRAM)




```

checklist 1.6
CLKOUT_PCI[0..4]:
47 Ω to 30 Ω
(depends on number of loads)

```

Reserve capacitor pads for improving WWAN.






Boot BIOS Strap		
PCI_GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

GNT3# R498 *4.7K_N

A16 swap override Strap/Top-Block Swap Override jumper	
GNT3#	Low = A16 swap override/Top-Block Swap Override enabled High = Default

IBEX PEAK-M (DMI,FDI,GPIO)




Quanta Computer Inc.


PROJECT : UM7 DIS

Size	Document Number	Rev
	PCH 3/5 (PCI,ONFI,USB,DMI)	3A
Date:	Wednesday, February 03, 2010	Sheet 10 of 52

IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)





IBEX PEAK-M (GND)



Quanta Computer Inc.
PROJECT : UM7 DIS







SO-DIMM SPD Address is 0XA4
SO-DIMM TS Address is 0X34

Place these Caps near So-Dimm1.

Some Projects replace 10UF 0805 by 4.7UF 0603
It can cost down 30%




H9.2



Quanta Computer Inc.
PROJECT : UM7 DIS


Size	Document Number	Rev
	DDR3 DIMM-1	3A
Date:	Wednesday, February 03, 2010	Sheet 14 of 52



MEM_ID[3:0]	Vendor	Type	Vendor P/N	Quanta P/N
0000	hynix	Orion-die	HY5UD1618PFC-12C	AKD52G210V
0001	Samsung	S-die	K4WAG14433-RC12	AKD52G210V
0010	Samsung	S-die	K4WAG14433-RC12	AKD52G210V
0011	Reserved			
0100	Reserved			
0101	Reserved			
0110	Reserved			
0111	Reserved			
1000	Reserved			
1001	Reserved			
1010	Reserved			
1011	Reserved			
1100	Reserved			
1101	Reserved			
1110	Reserved			
1111	Reserved			




Memory Aperture size				
GPIO9		GPIO13	GPIO12	GPIO11
BIOSROM		ROMIDCFG2	ROMIDCFG1	ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.



	BBEN	BBP
L	0	V-CORE
H	1	+1.8V

R475 =>
100/P for CLK_VGA_27M CLK Gen
0ohm for Crystal
CS11002P822
RES CHIP 100 1/16W +-1% (0402)



GPU Power-on sequence


Power-Up

- +3.3V_RUN --> +VCC_GFX_CORE
- +PCIE_VDDC --> +1.8V_RUN_GFX
- CLK_PCIE_VGAP/N --> +1.8V_RUN_GFX


Power-down

- +3.3V_RUN early +VCC_GFX_CORE +/1.8V_RUN_GFX or when +VCC_GFX_CORE +/1.8V_RUN_GFX up then +3.3V_RUN
- +VCC_GFX_CORE reach 90% and +1.8V_RUN_GFX

PCIe ref clock(CLK_PCIE_VGAA/B) early +1.8V




Strap Name		Pin Straps description	Default Value
TX_PWRS_ENB	GPIO0	PCI Express Full TX Output Swing 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2	0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on. 1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on. 5.0 GT/s capability will be controlled by software.	1
RSVD	GPIO8	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
BIF_VGA_DIS	GPIO9		0
RSVD	GPIO21		0
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	1
AUD[0] AUD(1)	VSYNCR HSYNCR	AUD[1] AUD[0] 00 No Audio function 01 Audio for DisplayPort and HDMI if dongle is detected 10 Audio for DisplayPort only 11 Audio for both DisplayPort and HDMI	1 1
VIP_DEVICE_STRAP_ENA	V2SYNCR	If VIP_DEVICE_STRAP_EN is set to ?? then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to ?? then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO	0
RSVD	GENERICC		0



Quanta Computer Inc.

PROJECT : UM7 DIS


Size	Document Number	Rev
	Park_Power_and_NC	3A
Date:	Wednesday, February 03, 2010	Sheet 18 of 52



240R:CS12402FB03
150R:CS11502FB21


0R:CS00002JB38
51R:CS05102JB35


2.2nF:CH22206KB1
68pF:CH06806JB0









DDR3 BGA MEMORY











Place one 150uF cap by each USB connector.
Each channel is 1A


Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.






Quanta Computer Inc.
PROJECT : UM7 DIS

Size	Document Number	Rev
	Right USB	3A
Date:	Wednesday, February 03, 2010	Sheet 24 of 52




SP1	XD RDY	SD_WP	MS CLK
SP2	XD RE#	SD D1	MS INS#
SP3	XD CE#	SD D0	MS D7
SP4	XD CLE	SD D7	MS D3
SP5	XD ALE	SD CD#	
SP6	XD WE#	SD D6	MS D6
SP7	XD WP	SD CLK	MS D2
SP8	XD D0	SD D5	MS D0
SP9	XD D1	SD D4	MS D4
SP10	XD D2	SD D3	MS D1
SP11	XD D3	SD D2	MS D5
SP12	XD D4	SD D2	MS D5
SP13	XD D5	SD D2	MS D5
SP14	XD D6	SD D2	MS D5

Share Pin




RTS5138-QFN24




Quanta Computer Inc.

PROJECT : UM7 DIS

Size	Document Number	Rev
	Card Reader(RTS5138)	3A
Date:	Wednesday, February 03, 2010	Sheet 25 of 52



AVDD1, AVDD2 TYP=48mA




中間為thermal PAD




Analog Plane

Digital Plane


DVDD & DVDD-IO TYP=50mA



PD#=0V : Power down Class D SPK amplifier
PD#=3.3V : Power up Class D SPK amplifier
Internal pulled high.




5V / 4 Ohm / 1.5W



FB_600ohm+-25%_100MHz
_200mA_0.6ohm DC


HP JACKN

SUYIN NORMAL OPEN



MIC JACK

SUYIN NORMAL OPEN



Quanta Computer Inc.

PROJECT : UM7 DIS


Size Document Number



AUDIO CONN

Rev

3A

Date: Wednesday, February 03, 2010 Sheet 27 of 52


























Charge and BAT

PCH

VGA, LAN, Clock

Thermal IC



LCD SIZE ID0	LCD SIZE ID0	LCD SIZE	BID1	USB RIGHT EN#	Build
0	0	13.3"	0	0	SSI(X00)
0	1	14"	0	1	PT(X01)
1	0	17"	1	0	ST(X02)
			1	1	QT(A00)
			0	0	RAMP(A00)

Quanta Computer Inc.



PROJECT : UM7 DIS


SIO ITE8502

Size: Document Number: Rev: 3A


Date: Wednesday, February 03, 2010 Sheet: 29 of 52

MiniCard WLAN connector






Place one 150uF cap by each USB connector.




Each channel is 1A


Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.



Place ESD diodes as close as USB connector.



E-SATA Re-driver



Note: Boost:5dB, Standard SATA:0dB


EN	D0	D1	CH : 0	CH : 1
0	X	X	Standby	Standby
1	0	0	Standard SATA	Standard SATA
1	1	0	Boost	Standard SATA
1	0	1	Standard SATA	Boost
1	1	1	Boost	Boost



Quanta Computer Inc.



PROJECT : UM7 DIS

Size	Document Number	Rev
	eSATA & Right USB	3A
Date:	Wednesday, February 03, 2010	Sheet 33 of 52



KEYBOARD CONNECTOR

Top side



100P CAPS CLOSE TO JKB1




Quanta Computer Inc.


PROJECT : UM7 DIS

Size	Document Number	Rev
	TOUCH PAD, KB	3A
Date: Wednesday, February 03, 2010	Sheet 34 of 52	


SATA Connector.



+3.3V_RUN Place caps close to connector.



+5V_RUN Place caps close to connector.




Quanta Computer Inc.


PROJECT : UM7 DIS

Size	Document Number	Rev
	SATA (HDD&CD_ROM)	3A
Date:	Wednesday, February 03, 2010	Sheet 35 of 52


Power




HDD activity LED.




Battery



Power button Cable






3VALW ON POWER LOGIC



Quanta Computer Inc.
PROJECT : UM7 DIS

Size	Document Number	Rev
	SWITCH, LED	3A
Date:	Wednesday, February 03, 2010	Sheet 36 of 52

FAN CONTROL





Quanta Computer Inc.

PROJECT : UM7 DIS




Size Document Number Rev 3A

FAN & THERMAL

Date: Wednesday, February 03, 2010 Sheet 37 of 52





Atheros AR8151 AR8152




PWR-ON-STRAPPING


LED_LINK	SWR	LDO
LED_ACT	O/C	NO/C
LED_LINK	1	0
LED_ACT	1	0




TRANSFORMER



RJ45








Quanta Computer Inc.

PROJECT : UM7 DIS

Size	Document Number	Rev
	System Reset Circuit	3A
Date:	Wednesday, February 03, 2010	Sheet 40 of 52





+5V_SUS
Fs=200K
TDC : 4.915A
OCP : 6.881A





+5V_ALW
Control IC: RT8206B
H/S MOSFET: FDS8884(Fairchild), Qg=13nC, Rds(on)=30mohm, PD:2.5W
L/S MOSFET: FDS6690AS_NL(Fairchild), Qg=23nC, Rds(on)=15mohm, PD:2.5W
Inductor: 3.8uH, 30%8A(TPRH10D45F-3R8Y-F02)(TTA), DCR=21mohm
Output Cap: 1*330U, 6.3V(20%ESR17, 6.3*5.8)

Ton	GND	VREF2 or Float	5V
Channel1 Fs	400 kHz	300 kHz	200 kHz
Channel2 Fs	500 kHz	375 kHz	250 kHz



+3.3V_ALW
Control IC: RT8206B
H/S MOSFET: FDS8884(Fairchild), Qg=13nC, Rds(on)=30mohm, PD:2.5W
L/S MOSFET: FDS6690AS_NL(Fairchild), Qg=23nC, Rds(on)=15mohm, PD:2.5W
Inductor: 3.8uH, 30%8A(TPRH10D45F-3R8Y-F02)(TTA), DCR=21mohm
Output Cap: 1*330U, 6.3V(20%ESR17, 6.3*5.8)

+3.3V_ALW
Fs=250K
TDC : 4.477A
OCP : 6.268A




QUANTA COMPUTER

Title: 3.3V_ALW / 5V_ALW(RT8206B)

Size: Document Number UM7 Dis Rev 3A


Date: Wednesday, February 03, 2010 Sheet 42 of 52




MODE pin	Discharge mode
V5IN	No discharge
VDDQ	Tracking discharge
S4/GND	Non-tracking discharge


VDDQSET	VDDQ(V)	VTTREF and VTT	NOTE
GND	1.5V	VDDQSNS/2	DDR3
V5IN	1.8V	VDDQSNS/2	DDR2
FB Resistors	Adjusting	VDDQSNS/2	1.5V < VVDDQ < 3V

State	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	On	On	On
S3	LO	HI	On	On	Off (Hi-Z)
S4/S5	LO	LO	On (discharge)	Off (discharge)	Off (discharge)



Title		
+1.05V_VTT(RT8204B)		
Size	Document Number	Rev
UM7 Dis		3A
Date:	Wednesday, February 03, 2010	Sheet 44 of 52






QUANTA COMPUTER

Title: RUN / SUS POWER SW

Size: Document Number UM7 Dis Rev 3A

Date: Wednesday, February 03, 2010 Sheet 46 of 52



Title		
DCIN, BATT CONNECTOR		
Size	Document Number	Rev
UM7 Dis		3A
Date:	Wednesday, February 03, 2010	Sheet 47 of 52

